Référence fabricant
ATSAMA5D225C-D1M-CU
SAMA5D2 Series 3.3 V 500 MHz 32-BIT ARM-Based Microprocessor - TFBGA-196
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Microchip | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :176 par Tray Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
Microchip ATSAMA5D225C-D1M-CU - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Microchip has released a new Errata for the SAMA5D2 SIP Family Silicon Errata and Data Sheet Clarification of devices.Notification Status: FinalDescription of Change: Updated 1. Silicon Issue Summary Added in 6. Controller Area Network (MCAN): - 6.13. Frame transmitted despite confirmed transmit cancellation for CAN-FD messages with more than 8 data bytes Added in 13. Secure Digital MultiMedia Card Controller (SDMMC): - 13.3. SDMMC I/O calibration does not workImpacts to Data Sheet: NoneChange Implementation Status: CompleteDate Document Changes Effective: 06 Sep 2022
Microchip has released a new Product Documents for the SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications of devicesDescription of Change: 1) Updated 1. Silicon Issue Summary.2) Deleted in 6. Controller Area Network (MCAN):- Message order inversion when transmitting from dedicated Tx Buffers configured with same message ID Reason for Change: To Improve Productivity Date Document Changes Effective: 15 Mar 202
Microchip has released a new Product Documents for the SAMA5D2 System in Package (SiP) Silicon Errata and Data Sheet Clarifications of devices.Notification Status: FinalDescription of Change: Updated 1. Silicon Issue Summary. Added in 6. Controller Area Network (MCAN): - 6.12 Debug message handling state machine not reset to Idle state when CCCR.INIT is set - 6.13 Message order inversion when transmitting from dedicated Tx Buffers configured with same message ID Added in 17. Watchdog Timer (WDT): - 17.1 Restart command of WDT may reset the DDR controllerImpacts to Data Sheet: NoneReason for Change: To Improve ProductivityChange Implementation Status: CompleteDate Document Changes Effective: 13 Sept 2021NOTE: Please be advised that this is a change to the document only the product has not been changed.
Statut du produit:
Microchip ATSAMA5D225C-D1M-CU - Caractéristiques techniques
| Family Name: | SAMA5D2 |
| Core Processor: | ARM® Cortex®-A5 |
| Data Bus Width: | 32b |
| InterfaceType / Connectivity: | I2C/LCD/QSPI/SPI/UART/USART |
| I/O Voltage-Max: | 3.3V |
| Number Of Timers: | 5 |
| Power Dissipation: | 1.3W |
| Operating Temp Range: | -40°C to +85°C |
| No of Terminals: | 196 |
| Moisture Sensitivity Level: | 3 |
| Méthode de montage : | Surface Mount |
Emballages disponibles
Qté d'emballage(s) :
176 par Tray
Méthode de montage :
Surface Mount