Référence fabricant
ATSAME51J18A-MUT
IC MCU 32BIT 256KB FLASH 64VQFN
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Microchip | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :4000 par Reel | ||||||||||
| Code de date: | |||||||||||
Microchip ATSAME51J18A-MUT - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Microchip has released a new Errata for the SAM D5x/E5x Family Silicon Errata and Data Sheet Clarification of devices.Notification Status: FinalDescription of Change: The following errata were added in this revision:� Device: 2.6.10 Power UpImpacts to Data Sheet: NoneChange Implementation Status: CompleteDate Document Changes Effective: 01 Mar 2023
Microchip has released a new Errata for the SAM D5x/E5x Family Silicon Errata and Data Sheet Clarification of devices.Notification Status: FinalDescription of Change: The following errata were added in this revision:� SERCOM: 2.18.26 SERCOM-USART LIN Host Delays� SERCOM: 2.18.27 SERCOM-USART Two Stop Bits in LIN Host The following errata were updated with new verbiage in this revision:� Device: Detection of a Debugger Probe 2.6.3� SUPC: Buck Converter Mode 2.19.1Impacts to Data Sheet: NoneChange Implementation Status: CompleteDate Document Changes Effective: 12 Dec 2022
Microchip has released a new Errata for the SAM D5x E5x Family Silicon Errata and Data Sheet Clarification of devices.Revision History:October 14, 2022: Updated "Date Document Change Effective" to "Estimated First Ship Date".Description of Change: The following updates were implemented in this revision along with numerous typographical corrections: �Updated the silicon revision throughout the document to F � Deprecated DAC errata for Smoothing of the Output Signal in Differential Mode The following errata were added in this revision: � ADC: Internal Bandgap Reference 2.1.6 � CAN: Transmit Cancellation 2.4.14 � Device: Standby Mode 2.6.9 � DAC: Refresh Mode 2.9.7 � NVMCTRL: Debugger Illegal Accesses 2.14.3 � TCC: STATUS Register Access 2.21.9 � TCC: Sequence State 2.21.10 � EVSYS: Synchronous/Resynchronized Modes 2.24.3 � OSC32KCTRL: Clock Switch Back Feature Limitation 2.26.1 � OSCCTRL: Clock Switch Back Feature Limitation 2.27.1 The following Data Sheet Clarifications were added in this revision: � I/O Pins Maximum Output Current Table 54-1Reason for Change: To Improve Productivity
Microchip has released a new Errata for the SAM D5x E5x Family Silicon Errata and Data Sheet Clarification of devices.Description of Change: The following updates were implemented in this revision along with numerous typographical corrections: �Updated the silicon revision throughout the document to F � Deprecated DAC errata for Smoothing of the Output Signal in DifferentialMode The following errata were added in this revision: � ADC: Internal Bandgap Reference 2.1.6 � CAN: Transmit Cancellation 2.4.14 �Device: Standby Mode 2.6.9 � DAC: Refresh Mode 2.9.7 � NVMCTRL: Debugger Illegal Accesses 2.14.3 � TCC: STATUS Register Access2.21.9 � TCC: Sequence State 2.21.10 � EVSYS: Synchronous/Resynchronized Modes 2.24.3 � OSC32KCTRL: Clock Switch Back FeatureLimitation 2.26.1 � OSCCTRL: Clock Switch Back Feature Limitation 2.27.1 The following Data Sheet Clarifications were added in thisrevision: � I/O Pins Maximum Output Current Table 54-1Reason for Change: To Improve Productivity
PCN Status: Initial notificationPCN Type:Manufacturing ChangeDescription of Change:Qualification of ATP7 as an additional assembly site for ATSAMD51Jxx and ATSAME5xx device families available in 64L VQFN (9x9x1.0mm) packageImpacts to Data Sheet: None.Change Impact:None.Reason for Change:To improve manufacturability and on-time delivery performance by qualifying ATP7 as an additional assembly site.Change Implementation Status:In ProgressEstimated Qualification Completion Date:February 2022
Microchip has released a new Product Documents for the SAM D5x/E5x Family Errata and Data Sheet Clarification of devices.Notification Status: FinalDescription of Change:� RTC: Tamper Detection 2.17.4 was updated with new Workaround information � Terminology for �Master,� and �Slave,� was updated to �Host,� and �Client� respectively. This change may not be reflected in all associated Microchip Documentation. For more information, contact a Microchip Representative. � Added the following Errata: � 2.4.12 Transmit Message Order Inversion � Device: Overconsumption in Standby 2.6.7 � DFLL48M: Lose Lock After Wake Bit 2.8.7 � RTC: Battery backup Mode 2.17.9 � RTC: Active Layer Protection 2.17.10 � 2.18.23 SERCOM-I2C: Automatic Acknowledge � TC: PER Register (8-bit mode) 2.20.3 � PDEC: Counter Operating Mode 2.22.3 � PDEC: Counter Operating Mode 2.22.4 � 2.22.5 Direction Change � 2.22.6 Hall Mode � 2.22.7 Hall Mode � 2.22.8 Error Flags Impacts to Data Sheet: NoneReason for Change: To Improve ProductivityChange Implementation Status: CompleteDate Document Changes Effective: 16 Jun 2021NOTE: Please be advised that this is a change to the document only the product has not been changed.
Statut du produit:
Emballages disponibles
Qté d'emballage(s) :
4000 par Reel