Référence fabricant
SY100ELT22ZG
SY100ELT22L Series 5.5 V Dual TTL-to-Differential PECL Translator - SOIC-8
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Microchip | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :95 par Tube Style d'emballage :SOIC-8 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
Microchip SY100ELT22ZG - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Description of Change:Qualification of MMT as an additional assembly site for selected SY100EPTxxxxx, SY100ELTxxxxx, SY100EL3xxxx and SY100EL1xxxx device families available in 8L SOIC (3.90mm) package.Reason for Change:To improve productivity by qualifying MMT as an additional assembly site.Change Implementation Status:In ProgressEstimated First Ship Date:March 15, 2023 (date code: 2311)
Statut du produit:
Microchip SY100ELT22ZG - Caractéristiques techniques
| No of Channels: | 2 |
| Input Type: | TTL |
| Output Type: | PECL |
| Supply Voltage: | 4.2V to 5.5V |
| Style d'emballage : | SOIC-8 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The SY100ELT22ZG is a part of SY10/100ELT22 dual TTL-to-Differential PECL translators, 100ELT is compatible with positive ECL 100K logic levels. Operating temprature ranges from -40 C to +85 C and its available in SOIC-8 package.
The low skew, small outline package and the dual gate design makes it ideal for the translatin of clock and data signal
Features:
- 300ps typical propagation delay
- <100ps output-to-outputs skew
- Differential PECL outputs
- PNP TTL inputs for minimal loading
- Flow-through pinouts
Emballages disponibles
Qté d'emballage(s) :
95 par Tube
Style d'emballage :
SOIC-8
Méthode de montage :
Surface Mount