Référence fabricant
PCA9512ADP,118
PCA9512A Series 5.5 V 400 kHz Hot Swappable I2C-bus and SMBus Buffer - TSSOP-8
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | NXP | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :2500 par Reel Style d'emballage :TSSOP-8 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
NXP PCA9512ADP,118 - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Statut du produit:
NXP PCA9512ADP,118 - Caractéristiques techniques
| Interface Type: | I2C/SMBus |
| No of Channels: | 2 |
| Clock Frequency-Max: | 400kHz |
| Supply Voltage-Nom: | 2.7V to 5.5V |
| Supply Current: | 1.8mA |
| Style d'emballage : | TSSOP-8 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The PCA9512A/B is a hot swappable I²C-bus and SMBus buffer that allows I/O card insertion into a live backplane without corruption of the data and clock buses and includes two dedicated supply voltage pins to provide level shifting between 3.3 V and 5 V systems while maintaining the best noise margin for each voltage level. Either pin may be powered with supply voltages ranging from 2.7 V to 5.5 V with no constraints on which supply voltage is higher. Control circuitry prevents the backplane from being connected to the card until a stop bit or bus idle occurs on the backplane without bus contention on the card. When the connection is made, the PCA9512A/B provides bidirectional buffering, keeping the backplane and card capacitances isolated.
The PCA9512A or PCA9512B can be used if the rise of VCC and VCC2 is simultaneous, but only the PCA9512B shall be used if the interval between rise of VCC and VCC2 is not simultaneous.
Features and benefits:
- Bidirectional buffer for SDA and SCL lines increases fan-out and prevents SDA and SCL corruption during live board insertion and removal from multipoint backplane systems
- Compatible with I²C-bus Standard mode, I²C-bus Fast mode, and SMBus standards
- Built-in ΔV/Δt rise time accelerators on all SDA and SCL lines (0.6 V threshold) with ability to disable ΔV/Δt rise time accelerator through the ACC pin for lightly loaded systems, requires the bus pull-up voltage and respective supply voltage (VCC or VCC2) to be the same
- 5 V to 3.3 V level translation with optimum noise margin
- High-impedance SDAn and SCLn pins for VCC or VCC2 = 0 V
- 1 V precharge on all SDAn and SCLn pins
- Supports clock stretching and multiple master arbitration and synchronization
- Operating power supply voltage range: 2.7 V to 5.5 V
- 0 Hz to 400 kHz clock frequency
View the PCA9512AD,112 family of I2C
Emballages disponibles
Qté d'emballage(s) :
2500 par Reel
Style d'emballage :
TSSOP-8
Méthode de montage :
Surface Mount