Menu
Menu
By Patrice Brossard
EMEA Vertical Segment Manager (FPGAs and ASICs), Future Electronics
Read this to find out about:
In the early years of the field programmable gate array, or FPGA, in the 1980s, the limitations of semiconductor technology meant that the devices were small and simple. Featuring just a few hundred logic gates, these early FPGAs were used to integrate in a single programmable chip functions that were previously implemented in multiple discrete logic components. The market for FPGAs grew rapidly as design engineers recognized the value to be gained from the FPGA’s ability to reduce component count, save board space and simplify board layouts.
Progress in semiconductor technology means that the FPGA has been transformed since the 1980s, becoming the large and sophisticated device we know today: at the high end of the market, FPGAs feature millions of gates, ultra high-speed interfaces supporting data transfers at rates higher than 30 Gbits/s, and multiple hard-wired IP blocks implementing embedded processors, PLLs, functional SRAM memory and more.
High-end FPGAs, the staple solution for applications such as data processing, imaging, and high-bandwidth communications equipment, attract the most attention and take the lion’s share of the industry’s marketing and promotional dollars. But it is helpful to remember that the original role played by small FPGAs still has value, in functions such as:
A vibrant market for small, low-cost, and low-end FGPAs supports these and other functions. Its importance to OEMs is reflected in the recent arrival of a new entrant to the FPGA market, Renesas.
Opinion remains divided, however, about the applicability of FPGAs in mainstream industrial and consumer electronics devices. Design engineers who are familiar with microcontrollers commonly view FPGAs as somehow an alien concept: expensive, power-hungry, and difficult to use.
This might be true of the high-end FPGAs supplied by Xilinx, now a part of AMD, and Intel. It definitely is not true of the low-end FPGAs supplied by Lattice Semiconductor and Microchip, and Renesas. And in fact, the use of FPGAs offers several important advantages over MCUs in many functions.
In an MCU, tasks are implemented sequentially, and in software. In an FPGA, tasks are performed in parallel, and in hardware. This produces the attractive characteristics of an FPGA’s operation: highly deterministic performance, low latency, the flexibility to customize the hardware, and very low power consumption.
The purpose of this article is to provide an understanding of the basic operation of an FPGA, and how the design tools supplied by FPGA manufacturers make the implementation of an FPGA in an electronics system design straightforward and predictable.
The basic architecture of an FPGA
An FPGA is made up of three basic elements, as shown in Figure 1:
Fig. 1: An FPGA provides a highly programmable hardware fabric
A logic element is made of a configurable look-up table (LUT) and a sequential element (SE). The LUT can be configured as any type of combinatorial logic, such as OR, AND or XOR. The SE is generally configured as a simple flip-flop.
The underlying hardware that implements these elements is a huge number of programmable switches. In most FPGAs, these switches are programmed afresh every time the FPGA is powered up. This requires a programming file to be stored in a configuration memory: this memory can be either internal in the FPGA chip, or external.
Microchip FPGAs are the exception to this rule: their programmable switches are made in a technology which resembles non-volatile Flash memory. Directly programmed, they have no need of a programming file or configuration memory.
How to configure FPGA hardware
All FPGA manufacturers supply their own design tool to generate this programming file, more often known as a bitstream. Every manufacturer’s tool is basically similar to the others. The tools provide these features:
Fig. 2: The FPGA design flow is supported by the tool that each FPGA manufacturer provides for its devices
Timing analysis forms part of the design flow to check that the propagation delay affecting the transfer of signals through the routing structure is consistent with the performance requirements of the application, shown in Figure 2. It is also important to simulate and verify the code generated by the HDL tool, to verify that the functions programmed into the FPGA operate in accordance with the design specification.
Nothing in the entire FPGA development process is as difficult as the implementation of timing analysis and RTL simulation, and they are not especially complex. All the other stages are automatically performed by the design tool, and only take a few minutes to be executed on a standard laptop computer.
Each FPGA manufacturer supplies their own toolset; the main difference between them is in the graphical user interface. It is easy to migrate from one to another, as long as the source code has been written using either of the standard VHDL or Verilog description languages. Use of the tools is generally available to FPGA users via a free license. FPGA evaluation boards are readily available at low cost.
So the cost of tools and resources is no impediment to engineers who want to begin experimenting with low-end FPGAs.
Multiple choices of low-end FPGA products
The market for low-end FPGAs is served by three manufacturers: Microchip, Lattice, and most recently Renesas.
Microchip’s product portfolio is mostly geared to the mid-range FPGA market. The entry-level parts in its IGLOO® 2 Flash FPGA family, however, do count as low-end FPGAs, shown in Figure 3.
Features | M2GL005 | M2GL010 |
Maximum LEs | 6,606 | 12,084 |
Math Blocks (18×18) | 11 | 22 |
PLLs and Clocked Conditioning Circuitry (CCCs) | 2 | 2 |
SPI/HPDMA/PDMA | 1 each | 1 each |
Fabric Interface Controllers | 1 | 1 |
Security | AES256 and SHA256 encryption, random number generator | AES256 and SHA256 encryption, random number generator |
eNVM Memory | 128 kbytes | 256 kbytes |
LSRAM 18K Memory Blocks | 10 | 21 |
uSRAM 1K Memory Blocks | 11 | 22 |
eSRAM Memory | 64 kbytes each | 64 kbytes each |
Total RAM | 703 kbytes | 912 kbytes |
DDR Controllers | 1×18 | 1×18 |
SerDes Lanes | 0 | 4 |
PCIe® End Points | 0 | 1 |
Fig. 3: Key features of the low-end parts in the Microchip IGLOO 2 FPGA product family
Microchip provides the Libero SoC tool for development of IGLOO 2 FPGAs. The license is free for devices with up to 25,000 LEs. IGLOO 2 FPGAs are notable for their numerous memory options, including functional embedded non-volatile memory, as well as high-speed interfaces.
Lattice has long maintained a policy of supporting the low gate-density FPGA market, and has a strong offering based on two families: XO2/XO3, and iCE40.
The XO2/XO3 family is based on volatile technology; it provides the configuration memory on the same die as the FPGA matrix, giving the designer a single-chip FPGA solution, with no need for an external configuration memory.
The XO2/XO3 devices give a wide choice of density options, from as few as 256 LEs up to 10,000 LEs. Their main features are :
The Diamond design tool for the XO2/XO3 is available from Lattice under a free license.
Lattice’s other family of low-end FPGAs, the iCE40 series, is split into several sub-families: iCE40LP, iCE40UL, iCE5LP, iCE40UP, iCE40LM, and iCE40HX. The family covers the range from 384 LEs to 8,000 LEs. In the iCE40 family, Lattice has optimized the power/size/performance trade-off for low power and small size: static current is the market’s lowest, at less than 100 µA. The iCE40 also features the FPGA industry’s smallest package, at just 1.4 mm x 1.4 mm.
The third of the low-end FPGA manufacturers, Renesas is the most recent entrant to the market. Renesas is well known for its GreenPAK™ programmable mixed-signal product technology. This technology is now complemented by a new FPGA offering.
The ForgeFPGA™ family provides relatively small amounts of programmable logic that can be quickly and efficiently designed into cost-sensitive applications. ForgeFPGA devices provide dramatic cost savings versus other alternatives, including non-FPGA designs. Renesas provides the Go Configure™ design software hub for its FPGAs under a free license.
A Renesas family of ForgeFPGA devices featuring from 1,000 LEs up to 4,000 LEs is expected to be available for sampling and production in 2024.
Low-end FPGAs: an accessible option for non-specialists
FPGAs are widely thought of as a high-end, high-cost, hard-to-use product for high-end applications.
In fact, low-end FPGAs are quite the opposite. So Future Electronics suggests a new way of thinking about FPGAs, to recognize their benefits in ordinary industrial and consumer applications such as multiple motor control for robot arms, monitoring/alert management in factory equipment, inverters for electric vehicle chargers, battery management systems, sensor signal processing in smart building and smart city applications, and much more.
The scope for using these deterministic, low-power devices is very wide. Microcontroller developers who explore low-end FPGAs for the first time will find that they have much to gain from the effort.
Part Number Supported: M2GL010T-1FGG484
The IGLOO2 Evaluation Kit makes it easier to develop embedded devices for motor control, system management, industrial automation or high-speed serial I/O applications based on the IGLOO2 FPGAs. These FPGAs are notable for their strong feature integration, low power consumption, exceptional reliability, and proven security.
The IGLOO2 Evaluation Kit provides a platform to develop transceiver I/O-based FPGA designs for PCI Express- and Gigabit Ethernet-based systems. The board is compliant with the small form-factor PCIe format, allowing quick prototyping and evaluation using any desktop PC or laptop with a PCIe slot.
The kit enables developers to:
Develop and test PCI Express Gen2 x1 lane designs
Test signal quality of the FPGA transceiver using full-duplex SERDES SMA pairs
Measure the low power consumption of the IGLOO2 FPGA
Quickly create a working PCIe link
The board includes an RJ45 interface to 10/100/1000 Ethernet, 512 Mbits of LPDDR, 64 Mbits of SPI Flash, and USB-UART connections as well as I2C, SPI and GPIO headers.
Sign up for access to exclusive development boards, an essential tool for many innovative design projects.
*Available to pre-qualified EMEA customers only.
Be at the forefront of New Technology Innovations
Be at the forefront of New Technology Innovations
© 2024 Future Electronics. All rights reserved. Privacy | Terms & Conditions of Sale | Terms of Use | Accessibility
